『楼 主』:
[plp626]assemble language汇编学习
使用 LLM 解释/回答一下
---------------------欢迎捧场, 请勿灌水
基础
computer 由cpu 存储器 主板 和其他器件有机构成.主板是总线,接口卡, cpu ,存储器, 各种器件的有机载体.cpu通过总线与外部器件的接口卡进行信息(二进制的形式)传递, cpu对接口卡的访问与控制间接的控制相应的器件.所有外部器件及存储器所映射的二进制序列构成内存空间---逻辑存储器.不同的计算机系统,内存地址空间的分配情况是不同的.低端为RAM 中段为显存地址空间,高端为各类ROM地址空间.
指令和数据是应用上的概念,在内存或磁盘上,指令和数据没有任何区别,都是而进制信息,只是在不同的场合有着不同的解释.
存储器被分成若干个存储单元, 8个二进制位(bit)构成1个存储单元(byte), 存储器将所有的存储单元从0开始依次编号.
连接cpu和其他芯片的导线通称为总线(外部),根据传送信息的不同,总线分为地址总线,控制总线,数据总线. 其中只有数据总线对信息进行双向传输,
地址总线:一个cpu有N根地址总线它就能寻址2^N个存储单元.它的地址总线宽度就是N.
控制总线:一个cpu有N根控制总线就意味着cpu提供了对外部器件的2^N种控制.
数据总线:一个cpu有N根数据总线,它一次就传送N个二进制位的信息. 比如8086 cpu的数据总线宽度为16,它一次就可以传送16个二进制位=2B.
8 bit=1 B
2^10 B=1 KB
2^20 B=1 MB
2^30 B=1 GB
2^40 B=1 TB
cpu工作原理(8086)
cpu 由运算器(信息处理), 控制器(控制各种器件工作), 寄存器(存储), 等器件组成,由内部总线连接,进行信息(二进制形式)交流.
不同的cpu 寄存器的个数不同,8086CPU有14个寄存器:AX BX CX DX SI DI SP BP IP CS SS DS ES PSW.地址总线宽度20(1M寻址能力) 数据总线宽度16(字长16位)
AX BX CX DX用来存放一般性数据,被称为通用寄存器.
Last edited by plp626 on 2008-5-15 at 08:35 AM ]
---------------------Welcome to patronize, please do not post water
Basics
A computer is organically composed of CPU, memory, motherboard, and other components. The motherboard is an organic carrier of the bus, interface cards, CPU, memory, and various components. The CPU transmits information (in binary form) to and from the interface cards of external components through the bus. The access and control of the interface cards by the CPU indirectly controls the corresponding components. The binary sequences mapped by all external components and memory constitute the memory space---logical memory. Different computer systems have different allocation situations of the memory address space. The lower end is RAM, the middle section is the video memory address space, and the upper end is various ROM address spaces.
Instructions and data are conceptual in application. In memory or on disk, there is no difference between instructions and data; they are all binary information, only interpreted differently in different contexts.
The memory is divided into several memory cells. 8 binary bits (bit) form 1 memory cell (byte). The memory numbers all memory cells sequentially starting from 0.
The wires connecting the CPU and other chips are generally called buses (external). According to the different information transmitted, buses are divided into address buses, control buses, and data buses. Among them, only the data bus transmits information bidirectionally.
Address bus: A CPU with N address buses can address 2^N memory cells. Its address bus width is N.
Control bus: A CPU with N control buses means that the CPU provides 2^N kinds of controls for external components.
Data bus: A CPU with N data buses transmits N binary bits of information at a time. For example, the data bus width of the 8086 CPU is 16, and it can transmit 16 binary bits = 2B at a time.
8 bit = 1 B
2^10 B = 1 KB
2^20 B = 1 MB
2^30 B = 1 GB
2^40 B = 1 TB
CPU Working Principle (8086)
The CPU is composed of components such as an arithmetic unit (information processing), a controller (controlling the work of various components), and registers (storage), connected by internal buses for information (binary form) communication.
Different CPUs have different numbers of registers. The 8086 CPU has 14 registers: AX, BX, CX, DX, SI, DI, SP, BP, IP, CS, SS, DS, ES, PSW. The address bus width is 20 (1M addressing capability), and the data bus width is 16 (16-bit word length).
AX, BX, CX, and DX are used to store general data and are called general-purpose registers.
Last edited by plp626 on 2008-5-15 at 08:35 AM ]
|
